I. INTRODUCTION
A common method to achieve power factor correction (PFC) is to use a continuous-conduction-mode (CCM) boost converter with average current-mode (ACM) control [1] for medium to high power applications. Alternatively, a discontinuous-conduction-mode (DCM) flyback converter with voltage mode control [2] is also commonly used for low power applications. In any PFC pre-regulator, the output voltage inevitably contains the second-harmonic (100 Hz or 120 Hz) ripple voltage. This can be easily explained by Tellegen's theorem [3] , which concludes that the sum of powers of all branches of the pre-regulator is zero. A power flow diagram of the PFC pre-regulator is depicted in Fig. 1 . The power balance of the pre-regulator can be expressed as
where P in , V out , and R Load are the peak input power, the output voltage, and the load, respectively, of the pre-regulator, and ω is the angular frequency of the input voltage. Since the output power is composed of a dc component and an ac component at twice of the ac mains frequency, the secondharmonic ripple voltage appears at the output capacitor. This ripple voltage cannot be compensated by the voltage control loop without causing the input current distortion. Therefore, the bandwidth of the pre-regulator voltage control loop is placed around one fifth [4] of the ac mains frequency, the main drawback is that the pre-regulator provides slow load transient response, and the output capacitor will require to store substantial energy to support the transient load.
To respond quickly to load disturbances without distorting the input current during steady-state operation, several techniques have been proposed in the literature [5] , [6] . Some proposed solutions aim to eliminate the ripple voltage from the output voltage feedback signal by a ripple compensation technique [7] - [9] . The bandwidth of the voltage control loop can be greatly expanded, however, the technique is accomplished by a complicated controller to synchronize the phase of the ripple voltage and to detect the ripple voltage level. Sliding mode control [10] and boundary control [11] were proposed which allow faster load transient response, but these methods require the pre-regulator to operate with variable switching frequency. The use of an extra voltage control loop for decreasing the output impedance of the pre-regulator was reported [12] . The method improves the load transient response without the need for a wide bandwidth voltage control loop, but the load transient response improvement is less effective as compared to the aforementioned methods.
The notch filter method has also been widely discussed in [13] and [14] . Unfortunately, the filters proposed in these works were implemented by a micro-controller [13] and a digital signal processor [14] . The major drawback is that the existing pre-regulator requires a complete redesign in their control circuitry to enjoy the advantages of the notch filter. Our objective in this paper is to apply a notch filter constructed by an analog circuit and consequently the existing controller can be slightly modified to improve the load transient response of the PFC pre-regulator. Fig. 2 
II. NOTCH FILTER
where ω o is the angular notch frequency and Q controls the filter bandwidth of the notch frequency. An analog notch filter based upon a modified twin tee network is depicted in Fig. 3 . The operational amplifiers, OP1 and OP2, are connected as voltage followers to reduce the loading effect. From Fig. 3 , assuming that
the transfer function of the twin tee network can be derived as
where V out is the output voltage of the pre-regulator and V o is the filtered voltage to the voltage error amplifier. We compare (3) with the general notch filter transfer function (2) . Equating like terms give
and
The notch frequency can be evaluated as
and then the filter bandwidth is expressed as Fig. 3 . Adjustable Q notch filter implemented by analog circuit.
III. PRE-REGULATOR MODELING AND ANALYSIS

A. CCM Boost Pre-regulator Under ACM Control
ACM PFC controller consists of two interconnected control loops [1] , which are the inner current control loop and the outer voltage control loop. In this discussion, our consideration aims of the voltage control loop and assumes that the input current loop provides the "ideally shaped" sinusoidal current.
Based on our assumption, Fig. 4 depicts a large-signal model [16] for the CCM boost pre-regulator. The input port characteristic of the pre-regulator is simulated by the loss-free resistor, R ec , to maintain the sinusoidal current. This resistor is made by a wide-bandwidth current control loop. The value of R ec can be found by
where v in | sin ωt| and i in | sin ωt| are the rectified input voltage and input current, respectively, and c(t) is a signal to control the resistance R ec depending on the voltage error amplifier output and the rms value of the input voltage. The function of the voltage control loop is to keep the output voltage, V ccm , regulated by changing R ec . The output power source, P ccm , can be written as
Thus, the output current, I ccm , is given by where V ccm is the dc value of the output voltage. Also, c(t) of the CCM boost pre-regulator can be expressed as
Notch Filter
where v erc , v in,rms , and G ccm are the error voltage, the rms value of the input voltage, and the gain of voltage error amplifier, respectively.
B. DCM Flyback Pre-regulator Under Voltage-Mode Control
A large-signal model that represents a DCM flyback preregulator under voltage-mode control by using a loss-free resistor is shown in Fig. 5 [2] . The input port of the DCM flyback pre-regulator behaves inherently as a pure resistor. The equivalent resistance of the input port is given by
where L, f s , and D are the inductance of the input inductor, the switching frequency, and the duty cycle, respectively, of the pre-regulator. Therefore, the resistance can be controlled by varying of the duty cycle. The output power source can be evaluated by
and the output current is given by
where v in | sin ωt| and V dcm are the rectified input voltage and the dc value of the output voltage, respectively. The duty cycle of the DCM flyback pre-regulator can be expressed as
where v erd , G dcm , and V ramp are the error voltage, the gain of the voltage error amplifier, and the peak-to-peak voltage of the ramp signal, respectively, of the DCM flyback pre-regulator. 
C. Redesign of Voltage Control Loop of PFC Controller
A small signal model applicable for frequencies below the line frequency and useful for designing the standard voltage control loop can be found in [18] , [19] . However this model is invalid for frequencies above the ac mains frequency. The bandwidth of the expanded voltage control loop is higher than the ac mains frequency. So the traditional compensator design technique based on the small signal model is inappropriate to the expanded voltage control loop. Our approach of designing the expanded voltage control loop is based on computer simulations and experimental measurements. A simple PI control is employed for the expanded voltage control loop, as shown in Fig. 6 . The transfer function of the expanded voltage control loop is given by
The improved load transient response is proven by experimental verification as documented in Section IV.
IV. EXPERIMENTAL RESULTS
In this section, a DCM flyback pre-regulator is used as an example to demonstrate the advantage of the expanded voltage control loop with the analog notch filter. The specification of the pre-regulator is shown in Table I . The simplified schematic of the experimental prototype is shown in Fig. 7 . Two voltage model control circuitries are built. One circuitry uses a quadoperational-amplifier IC, LM324, to construct the voltage error amplifier with the notch filter. The notch frequency is designed at 120 Hz and the Q factor of the filter is 10. Fig. 8 shows the magnitude and the phase characteristics of the expanded voltage control loop with the notch filter. In this control loop, the zero is placed around 54.4 Hz and the pole is placed around 2.12 kHz. Another circuitry uses a dual-operationalamplifier IC, LM358, to construct the voltage error amplifier without the notch filter. As mention in Section I, the wide bandwidth of the voltage control loop causes the input current harmonic distortion, for providing a comparison, we have been measured the power factor and tuned the compensation networks of these two voltage error amplifiers to provide similar power factor at different power levels at steady state output power condition, as shown in Table II . Therefore, there is no significant difference of the performance of the two control circuitries from the ac mains viewpoint. Figs. 10 (a) and (b) show the measured waveforms for a load stepping from 50 W to 100 W of the DCM pre-regulator with the expanded bandwidth voltage control loop with the notch filter and the standard voltage control loop without the notch filter, respectively. In Fig. 10 (a) , the overshot output load transient response of the control loop with the notch filter is much better than the standard control loop. Fig. 12 shows the comparative experimental response of the output voltage to a load step from 50 W to 100 W with both the expanded bandwidth voltage control loop with the notch filter (Figs. 12 (a) to (d) ) and the standard voltage control loop (Figs. 12 (e) to (h)) at different output capacitor values. The value of the output capacitor has negligible influence on the transient voltage drop of the DCM pre-regulator with the expanded voltage control loop. However, with small capacitors, the input current harmonic is deteriorated in the case of the DCM pre-regulator with the expanded bandwidth voltage control loop. A tabulation of the data showing the properties of the DCM pre-regulator with the expanded voltage control loop and with the standard voltage control loop at different values of the output capacitor are given in Table III and Table IV, respectively. These tables show that the load transient response of the expanded voltage control loop is relatively faster than the standard one.
As mentioned in Section III-C, the traditional small signal model cannot elaborate on the accurate behavior of the DCM pre-regulator after the ac mains frequency. Hence, the experi- Fig. 13 . The measurement conditions are that the output power is 100 W and the input voltage is 155 V dc . According to the observation from Fig. 13 , the gain bandwidth of the DCM pre-regulator is much better with the expanded voltage control loop than with the standard one. Note that the expanded voltage control loop with the notch filter can attenuate the gain at 120 Hz (the second harmonic of the ac mains frequency).
Finally, in order to verify the PFC function of the preregulator with the expanded bandwidth voltage control loop, the current harmonic distortions are measured for different output power level, as shown in Fig. 14 . The input voltage and the filtered input current at 100 W output power are shown in Fig. 15 .
V. CONCLUSION
This paper describes a simple analog circuit implementation to improve the load transient response of power-factor preregulator. The analog notch filter is inserted between the output voltage of the pre-regulator and the voltage error amplifier of the pre-regulator control circuitry. This implementation can be applied in existing pre-regulators with minor modification. The notch filter setup in terms of the circuit value is reported. Furthermore a set of measurements on the DCM pre-regulator with different values of the output capacitor using the expanded voltage control loop has been performed. Based on the measurement, the input current harmonic is deteriorated when output capacitor is too small. However, quick response to load disturbances without distorting the input current during steady-state can be achieved. Experimental results show the benefits of this cost-effective solution in improving the load transient response of the pre-regulator. 
